Authors
Advisor(s)
Abstract(s)
This paper discusses the mechanism behind dynamic jitter accumulation in clock repeaters, considering the impact of power supply noise correlations. We show that differential and common mode noise have a different impact on jitter accumulation, depending on correlations between cascaded repeater stages. We also propose a simple accumulation model that can be used to replace time-consuming transient noise simulations. Besides providing an useful insight regarding the impact of noise correlations on jitter accumulation, the model's accuracy is shown to be within 10% of SPICE results.
Description
Keywords
Jitter Noise Repeaters Clocks Correlation Simulation Accuracy Power Supply Noise Clock Repeaters
Pedagogical Context
Citation
M. Figueiredo and R. L. Aguiar, "Dynamic jitter accumulation in clock repeaters considering power and ground noise correlations," 2011 IEEE International Symposium of Circuits and Systems (ISCAS), Rio de Janeiro, Brazil, 2011, pp. 2565-2568, doi: 10.1109/ISCAS.2011.5938128.
Publisher
IEEE
